Cmd	Meaning	Inherent	Immediate	Direct	Exteded	Indx/Indir	Relative	HNZVC
ABX ADCA	Add B to X Add with Carry to A	\$3A (3/1)	\$89 (2/2)	\$99 (4/2)	\$B9 (5/3)	\$A9 (4+/2+)	Kolative	*****
ADCB ADDA	Add with Carry to B Add to A		\$C9 (2/2) \$8B (2/2)	\$D9 (4/2) \$9B (4/2)	\$F9 (5/3) \$BB (5/3)	\$E9 (4+/2+) \$AB (4+/2+)		*****
ADDB ADDD	Add to B add to AB (16 bit)		\$CB (2/2) \$C3 (4/3)	\$DB (4/2) \$D3 (6/2)	\$FB (5/3) \$F3 (7/3)	\$EB (4+/2+) \$E3 (6+/2+)		
ANDA ANDB	and to AB (16 bit) And with A And with B		\$C3 (4/3) \$84 (2/2) \$C4 (2/2)	\$94 (4/2) \$D4 (4/2)	\$B4 (5/3) \$B4 (5/3)	\$E3 (6+/2+) \$A4 (4+/2+) \$E4 (4+/2+)		- * * 0 - - * * 0 -
ANDCC	And with B And with ConditionCode Arithmatic Shift Left		\$C4 (2/2) \$1C (3/2)			\$E4 (4+/2+) \$68 (6+/2+)		7
ASLA ASLA	Arithmatic Shift Left A	\$48 (2/1)		\$08 (6/2)	\$78 (7/3)	φ00 (0+/Z+)		8 * * * * 8 * * * *
ASLB ASR	Arithmatic Shift Left B Arithmatic Shift Right	\$58 (2/1)		\$07 (6/2)	\$77 (7/3)	\$67 (6+/2+)		8 * * - *
ASRA ASRB	Arithmatic Shift Right A Arithmatic Shift Right B	\$47 (2/1) \$46 (2/1)					40 - 12 -	8 * * - *
BCC	Branch if Carry Clear C=0 Branch if Carry Set C=1						\$24 (3/2) \$25 (3/2)	
BEQ BGE	Branch if Equal Z=1 Branch if Greater than or equal to zero						\$27 (3/2) \$2C (3/2)	
BGT BHI	Branch if Greater than Zero Branch if Higher Z+C=0						\$2E (3/2) \$22 (3/2)	
BHS	Branch if Higher or Same C=0 Bit Test A		\$85 (2/2)	\$95 (4/2)	\$B5 (5/3)	\$A5 (4+/2+)	\$24 (3/2)	8**0*
BITB BLE	Bit Test B Branch if Less than or Equal to Zero		\$C5 (2/2)	\$D5 (4/2)	\$F5 (5/3)	\$E5 (4+/2+)	\$2F (3/2)	8**0*
BLO BLS	Branch if Lower C=1 Branch if Lower or Same C+Z=1						\$25 (3/2) \$23 (3/2)	
BLT BMI	Branch if Less Than Zero Branch if Minus N=1						\$2D (3/2) \$2B (3/2)	
BNE BPL	Branch if Not Equal to Zero Z=0 Branch if Plus N=0						\$26 (3/2) \$2A (3/2)	
BRA BRN	Branch Always Branch Never						\$20 (3/2) \$21 (3/2)	
BSR	Branch to Subroutine						\$8D (3/2)	
BVC BVS	Branch if Overflow Clear V=0 Branch if Overflow Set V=1						\$28 (3/2) \$29 (3/2)	
CLR	Clear Clear A	\$4F (2/1)		\$0F (6/2)	\$7F (7/3)	\$6F (6+/2+)		-0100 -0100
CLRB CMPA	Clear B Compare with A	\$5F (2/1)	\$81 (2/2)	\$91 (4/2)	\$B1 (5/3)	\$A1 (4+/2+)		-0100
CMPB CMPD	Compare with B Compare with AB		\$C1 (2/2) \$10 83 (5/4)	\$D1 (4/2) \$10 93 (7/3)	\$F1 (5/3) \$10 B3 (8/4)	\$E1 (4+/2+) \$10 A3 (7+/3+)		8****
CMPS CMPU	Compare with S Compare with U		\$11 8C (5/4) \$11 83 (5/4)	\$11 9C (7/3) \$11 93 (7/3)	\$11 BC (8/4) \$11 B3 (8/4)	\$11 AC (7+/3+) \$11 A3 (7+/3+)		
CMPX	Compare with X Compare with Y		\$8C (4/3) \$10 8C (5/4)	\$9C (6/2) \$10 9C (7/3)	\$BC (7/3) \$10 BC (8/4)	\$AC (6+/2+) \$10 AC (7+/3+)		
COMA	Complement Complement A	\$43 (2/1)	,	\$03 (6/2)	\$73 (7/3)	\$63 (6/2)		- * * 0 1 - * * 0 1
COMB	Complement B And with CC and Wait	\$53 (2/1)	\$3C (20/2)					- * * 0 1 7
DAA DEC	Decimal Adjust after Addition Decrement	\$19 (2/1)	(=3/2)	\$0A (6/2)	\$7A (7/3)	\$6A (6+/2+)		-**0*
DECA DECB	Decrement A Decrement B	\$4A (2/1) \$5A (2/1)		+3/ · (G/E)	÷//(//0)	T (U./L.)		
EORA EORB	Exclusive Or A (Xor) Exclusive Or B (Xor)	ψυΛ (Δ/1)	\$88 (2/2) \$C8 (2/2)	\$98 (4/2) \$D8 (4/2)	\$B8 (5/3) \$F8 (5/3)	\$A8 (4+/2+) \$E8 (4+/2+)		- * * 0 - - * * 0 -
EXG INC	Exchange Register Contents		\$C8 (2/2) \$1E (8/2)					
INCA	Increment A	\$4C (2/1)		\$0C (6/2)	\$7C (7/3)	\$6C (6+/2+)		.***.
JMP	Increment B Jump	\$5C (2/1)		\$0E (3/2)	\$7E (4/3)		\$6E (3+/2+)	
JSR LBCC	Jump to Subroutine Long Branch if Carry Clear C=0			\$9D (7/2)	\$BD (8/3)		\$AD (7+/2+) \$10 24 (5+/4)	
LBCS	Long Branch if Carry Set C=1 Long Branch if Equal Z=1						\$10 25 (5+/4) \$10 27 (5+/4)	
LBGE	Long Branch if Greater than or equal to zero Long Branch if Greater than Zero						\$10 2C (5+/4) \$10 2E (5+/4)	
LBHI LBHS	Long Branch if Higher Z+C=0 Long Branch if Higher or Same C=0						\$10 22 (5+/4) \$10 24 (5+/4)	
LBLE LBLO	Long Branch if Less than or Equal to Zero Long Branch if Lower C=1						\$10 2F (5+/4) \$10 25 (5+/4)	
LBLS LBLT	Long Branch if Lower or Same C+Z=1 Long Branch if Less Than Zero						\$10 23 (5+/4) \$10 2D (5+/4)	
LBMI LBNE	Long Branch if Minus N=1 Long Branch if Not Equal to Zero Z=0						\$10 2B (5+/4) \$10 26 (5+/4)	
LBPL LBRA	Long Branch if Plus N=0 Long Branch Always						\$10 2A (5+/4) \$16 (5/3)	
LBRN LBSR	Long Branch Never Long Branch to Subroutine						\$10 21 (5/4) \$17 (9/3)	
LBVC LBVS	Long Branch if Overflow Clear V=0 Long Branch if Overflow Set V=1						\$10 28 (5+/6) \$10 29 (5+/6)	
LDA LDB	Load A Load B		\$86 (2/2) \$C6 (2/2)	\$96 (4/2) \$D6 (4/2)	\$B6 (5/3) \$F6 (5/3)	\$A6 (4+/2+) \$E6 (4+/2+)		- * * 0 - - * * 0 -
LDD LDS	Load AB Load S		\$CC (3/3) \$10 CE (4/4)	\$DC (5/2) \$10 DE (6/3)	\$FC (6/3) \$10 FE (7/4)	\$EC (5+/2+) \$10 EE (6+/3+)		- * * 0 - - * * 0 -
LDU LDX	Load U Load X		\$CE (3/3) \$8E (3/3)	\$DE (5/2) \$9E (5/2)	\$FE (6/3) \$BE (6/3)	\$EE (5+/2+) \$AE (5+/2+)		- * * 0 -
LDY LEAS	Load Y Load Effective Address into S		\$10 8E (4/4)	\$10 9E (6/3)	\$10 BE (7/4)	\$10 AE (6+/3+) \$32 (4+/2+)		- * * 0 -
LEAU	Load Effective Address into U Load Effective Address into X					\$32 (4+/2+) \$33 (4+/2+) \$30 (4+/2+)		
LEAY LSL	Load Effective Address into X Load Effective Address into Y Logical Shift Left			\$08 (6/2)	\$78 (7/3)	\$30 (4+/2+) \$31 (4+/2+) \$68 (6+/2+)		
LSLA LSLB	Logical Shift Left A Logical Shift Left B	\$48 (2/1) \$59 (2/1)		ψυυ (υ/Ζ)	ψ10 (1/3)	ψυο (U+/∠+)		
LSR	Logical Shift Right	\$58 (2/1) \$44 (2/1)		\$04 (6/2)	\$74 (7/3)	\$64 (6+/2+)		- 0 * - * - 0 * - *
LSRA LSRB	Logical Shift Right A Logical Shift Right B Multiply APP coult in AP	\$44 (2/1) \$54 (2/1) \$3D (11/1)						-0*-*
MUL NEG	Multiply A*B – result in AB Negate	\$3D (11/1)		\$00 (6/2)	\$70 (7/3)	\$60 (6+/2+)		*-9 8**** 8****
NEGA NEGB	Negate A Negate B	\$40 (2/1) \$50 (2/1)						8****
NOP ORA	No Operation Or A	\$12 2/1	\$8A (2/2)	\$9A (4/2)	\$BA (5/3)	\$AA (4+/2+)		-**0-
ORB ORCC	Or B Or Condition Code		\$CA (2/2) \$1A (3/2)	\$DA (4/2)	\$FA (5/3)	\$EA (4+/2+)		- * * 0 - 7 -
PSHS PSHU	Push onto S stack (PC U Y X DP B A CC) Push onto U stack (PC S Y X DP B A CC)		\$34 (3/2) \$36 (3/2)					
PULS PULU	Pull off S stack (PC U Y X DP B A CC) Pull off U stack (PC S Y X DP B A CC)		\$35 (3/2) \$37 (3/2)					
ROL ROLA	Rotate Left through Carry Rotate Left through Carry A	\$49 (2/1)		\$09 (6/2)	\$79 (7/3)	\$69 (6+/2+)		
ROLB ROR	Rotate Left through Carry B Rotate Right through Carry	\$59 (2/1)		\$06 (6/2)	\$76 (7/3)	\$66 (6+/2+)		-***
RORA RORB	Rotate Right through Carry A Rotate Right through Carry B	\$46 (2/1) \$56 (2/1)						:*::
RTI RTS	Return from Interrupt Return From Subroutine	\$3B (6/15) \$39 (5/1)						7
SBCA SBCB	Subtract with Carry from A Subtract with Carry from B	(=)	\$82 (2/2) \$C2 (2/2)	\$92 (4/2) \$D2 (4/2)	\$B2 (5/3) \$F2 (5/3)	\$A2 (4+/2+) \$E2 (4+/2+)		8****
SEX STA	Sign Extend B into AB Store A	\$1D (2/1)		\$97 (4/2)	\$B7 (5/3)	\$A7 (4+/2+)		- * * 0 -
STB STD	Store B Store AB			\$D7 (4/2) \$DD (5/2)	\$F7 (5/3) \$FD (6/3)	\$E7 (4+/2+) \$ED (5+/2+)		- * * 0 -
STS STU	Store S Store U			\$10 DF (6/3) \$DF (5/2)	\$10 FF (7/4) \$FF (6/3)	\$10 EF (6+/3+) \$EF (5+/2+)		- * * 0 -
STX	Store X			\$9F (5/2) \$9F (5/2) \$10 9F (6/3)	\$BF (6/3) \$BF (7/4)	\$AF (5+/2+) \$AF (5+/2+) \$10 AF (6+/3+)		- * * 0 -
SUBA	Store Y Subtract from A Subtract from P		\$80 (2/2)	\$90 (4/2)	\$B0 (5/3)	\$A0 (4+/2+)		8****
SUBB	Subtract from B Subtract from AB	605.445.11	\$C0 (2/2) \$83 (4/3)	\$D0 (4/2) \$93 (6/2)	\$F0 (5/3) \$B3 (7/3)	\$E0 (4+/2+) \$A3 (6+/2+)		
SWI SWI2	Software Interrupt Software Interrupt 2	\$3F (19/1) \$10 3F (20/2)						
SWI3 SYNC	Software Interrupt 3 Syncronise to Ext Event (wait for interrupt)	\$11 3F (20/2) \$13 (2/1)						
TFR TST	Transfer Register to Register (X,Y,U,S,A,B,D,PC,CC) Test		\$1F (7/2)	\$0D (6/2)	\$7D (6/3)	\$6D (6+/2+)		- * * 0 -
TSTA TSTB	Test A Test B	\$4D (2/1) \$5D (2/1)						- * * 0 - - * * 0 -

md	Meaning	Inherent	Immediate	Direct	Exteded	Indx/Indir Rela	ative EFHINZV
DCD	Add Memory Word plus Carry with Accumulator D		\$18 09 (4/4-5)	\$10 99 (3/5-7)	\$10 B9 (6-8)	\$10 A9 (6-7/3)	
DCR	Add Source Register plus Carry to Destination Register		\$10 31(3/4)				
DDE	Add Memory Byte to 8-Bit Accumulator E		\$11 8B (3/3)	\$11 9B (4-5/3)		\$11 AB (3+/5+)	
DDF	Add Memory Byte to 8-Bit Accumulator F Add Memory Word to 16-Bit Accumulator W		\$11 CB (3/3) \$10 8B (4/4-5)	\$11DB (5/4) \$10 9B (3/5-7)		\$11 EB (3+/5+) \$10 AB (3+/6+)	***
DDW	Add Source Register to Destination Register		\$10 00 (4/4-5)	\$10.95 (3/3-7)	\$ 10 BB (4/0-0)	\$10 AD (3+/0+)	
M	Logical AND of Immediate Value with Memory Byte			\$02 (3/6)	\$72 (4/7)	\$62 (3+/7+)	**0-
NDD	Logically AND Memory Word with Accumulator D		\$10 84 (4/4-5)	\$10 94 (3/5-7)	\$10 B4 (4/6-8)	\$10 A4 (3+/6+)	**0-
NDR	Logically AND Source Register with Destination Register		\$10 34 (3/4)				**0-
SLD SRD	Arithmetic Shift Left of Accumulator D Arithmetic Shift Right of Accumulator D	\$10 84 (2/2-3) \$10 3F (2/2-3)					**.*
AND	Logically AND Register Bit with Memory Bit	\$10 35 (2/2-3)		\$11.30 (4/6-7)			
EOR	Exclusive-OR Register Bit with Memory Bit			\$11 34 (4/6-7)			
EOR	Exclusively-OR Register Bit with Inverted Memory Bit			\$11 35 (4/6-7)			
OR	Logically OR Register Bit with Inverted Memory Bit			\$11 33 (4/6-7)			
TD	Bit Test Accumulator D with Memory Word Value		\$10 85 (4/4-5)	\$10 95 (3/5-7)	\$10 B5 (4/6-8)	\$10 A5 (3+/6+)	**0-
TMD OR	Bit Test the MD Register with an Immediate Value Logically OR Memory Bit with Register Bit		\$11 3C (3/4)	\$11 32 (4/6-7)			
LRD	Load Zero into Accumulator		\$10 4F (2/2-3)	\$11.32 (4/6-7)			0100
RE	Load Zero into Accumulator		\$11 4F (2/2-3)				0100
_RF	Load Zero into Accumulator		\$11 5F (2/2-3)				0100
_RW	Load Zero into Accumulator		\$10 5F (2/2-3)				0100
MPE	Compare Memory Byte from 8-Bit Accumulator		\$11.81 (3/3)	\$11 91 (3/4-5)	\$11 B1 (3/5-6)	\$11 A1 (3/4-5) \$11 F1 (3/4-5)	*-***
MPF MPW	Compare Memory Byte from 8-Bit Accumulator Compare Memory Word from 16-Bit Register		\$11 C1 (3/3) \$10 81 (4/4-5)	\$11 D1 (3/4-5) \$10 91 (3/5-7)	\$11 F1 (3/5-6) \$10 B1 (4/6-8)	\$11 E1 (3/4-5) \$10 A1 (3+/6+)	****
MPW MPR	Compare Source Register from Destination Register		\$10.81 (4/4-5)	φιυ σι (3/3-/)	φ10 D1 (4/0-8)	\$10 A1 (3+/0+)	
OMD	Complement Accumulator		\$10 43 (2/2-3)				**01
OME	Complement Accumulator		\$11 43 (2/2-3)				**01
OMF	Complement Accumulator		\$11 53 (2/2-3)				**01
OMW	Complement Accumulator Decrement Accumulator		\$10 43 (2/2-3) \$10 4A (2/2-3)				**01
ECE	Decrement Accumulator Decrement Accumulator		\$10 4A (2/2-3) \$11 4A (2/2-3)				***
ECF	Decrement Accumulator		\$11 5A (2/2-3)				***.
CW	Decrement Accumulator		\$10 4A (2/2-3)				
VD	Signed Divide of Accumulator D by 8-bit value in Memory		\$11 8D (3/25)	\$11 9D (3/26-27)	\$11 BD (4/27-28)	\$11 AD (3+/27+)	****
VQ	Signed Divide of Accumulator Q by 16-bit value in Memory		\$11 8E (4/34)			\$11 AE (3/36+)	
M ORD	Exclusive-OR of Immediate Value with Memory Byte		640.00 (4/4.E)	\$05 (3/6)	\$65 (3+/7+)	\$75 (4/7)	**0-
ORR	Exclusively-OR Memory Word with Accumulator D Exclusively-OR Source Register with Destination Register		\$10 88 (4/4-5) \$10 36 (3/4)	\$10 98 (3/5-7)	\$10 B8 (4/6-8)		**0-
CD	Increment Accumulator		\$10 4C (2/2-3)				
CE	Increment Accumulator		\$11 4C (2/2-3)				***
CF	Increment Accumulator		\$11 5C (2/2-3)				***
CW	Increment Accumulator		\$10 5C (2/2-3)				***
DE DE	Load Data into 8-Bit Accumulator		\$11.86 (3/3)	\$11 96 (3/3) \$11 D6 (3/3)	\$11 B6 (3/3) \$11 F6 (3/3)	\$11 A6 (3/3) \$11 E6 (3/3)	**0-
DW DW	Load Data into 8-Bit Accumulator Load Data into 16-Bit Register		\$11 C6 (3/3) \$10 86 (4/4)	\$10.96 (3/5-6)	\$11 P6 (3/3) \$10 B6 (4/6-7)	\$10 A6 (3+/6+)	**0-
DBT	Load Memory Bit into Register Bit		\$10.00 (4/4)	\$11 36 (4/6-7)	\$10 B0 (4/0-1)	\$10 A0 (31701)	
OMD	Load an Immediate Value into the MD Register		\$11 3D (3/5)	,,			
Q	Load 32-bit Data into Accumulator Q		\$CD (5/5)	\$10 DC (3/7-8)	\$10 FC (4/8-9)	\$10 EC (3+/8+)	**0-
SLD	Logical Shift Left of Accumulator D	\$10 48 (2/2-3)					
SRD	Logical Shift Right of 16-Bit Accumulator Logical Shift Right of 16-Bit Accumulator	\$10 44 (2/2-3)					0*-*
ULD	Signed Multiply of Accumulator D and Memory Word	\$10 54 (2/2-3)	\$11.8F (4/28)	\$11 9F (3/29-30)	\$11 RF (4/30-31)	\$11 AF (3+/30+)	
EGD	Negation (Twos-Complement) of Accumulator	\$10 40 (2/2-3)	ψ11 Ol (1120)	\$11 or (0:20 oo)	\$11 Bi (#60 01)	(0.,00.)	
M	Logical OR of Immediate Value with Memory Byte	, , , , ,		\$01 (3/6)	\$71 (4/7)	\$61 (3+/7+)	**0-
RD	Logically OR Accumulator D with Word from Memory		\$10 8A (4/4-5)	\$10 9A (3/5-7)	\$10 BA (4/6-8)	\$10 AA (3+/6+)	**0-
RR	Logically OR Source Register with Destination Register		\$10 35 (3/4)				**0-
HSW	Push Accumulator W onto the Hardware Stack Push Accumulator W onto the User Stack	\$10 38 (2/6) \$10 3A (2/6)					
	Pull Accumulator W onto the User Stack Pull Accumulator W from the Hardware Stack	\$10 3A (2/6) \$10 39 (2/6)					
	Pull Accumulator W from the User Stack	\$10 3B (2/6)					
DLD	Rotate 16-Bit Accumulator Left through Carry	\$10 49 (2/2-3)					
DLW	Rotate 16-Bit Accumulator Left through Carry	\$10 59 (2/2-3)					***
ORD	Rotate 16-Bit Accumulator Right through Carry	\$10 46 (2/2-3)					
RW	Rotate 16-Bit Accumulator Right through Carry Subtract Memory Word and Carry from Accumulator D	\$10 56 (2/2-3)	\$10 82 (4/4-5)	\$10 92 (3/5-7)	\$10 B2 (3+/6+)	\$10 A2 (3+/6+)	
BCR	Subtract Memory Word and Carry from Accumulator D Subtract Source Register and Carry from Destination Register		\$10.82 (4/4-5)	φιυ σε (3/3-7)	₩ IU DZ (3+/0+)	ψ10 MZ (3+/0+)	***
XW	Sign Extend a 16-bit Value in W to a 32-bit Value in Q	\$14 (1/4)	Q.0 00 (0/4)				**
Έ	Store 8-Bit Accumulator to Memory	,		\$11 97 (3/4-5)	\$11 B7 (4/5-6)	\$11 A7 (3+/5+)	**0-
F	Store 8-Bit Accumulator to Memory			\$11 D7 (3/4-5)	\$11 F7 (4/5-6)	\$11 E7 (3+/5+)	** n -
w	Store 16-Bit Register to Memory			\$10 97 3/5-6)	\$10 B7 (4/6-7)	\$10 A7 (3+/6+)	**0-
ВТ	Store value of a Register Bit into Memory			\$11 37 (4/7-8)	\$10 ED/4/9 C	\$10 ED (2+/0+)	**0-
Q BE	Store Contents of Accumulator Q to Memory Subtract from value in 8-Bit Accumulator		\$11 80 (3/3)	\$10 DD (3/7-8) \$11 90 (3/4-5)	\$10 FD(4/8-9) \$11 B0 (4/5-6)	\$10 ED (3+/8+) \$11 A0 (4/5-6)	
IBF	Subtract from value in 8-Bit Accumulator Subtract from value in 8-Bit Accumulator		\$11 80 (3/3) \$11 C0 (3/3)	\$11 90 (3/4-5) \$11 D0 (3/4-5)	\$11 B0 (4/5-6) \$11 F0 (4/5-6)	\$11 AU (4/5-6) \$11 EU (4/5-6)	
IBW	Subtract from value in 6-Bit Accumulator		\$10.80 (4/4-5)	\$10 90 (3/5-7)	\$11 PU (4/5-6) \$10 B0 (4/6-8)	\$10 A0 (3+/6+)	
BR	Subtract Source Register from Destination Register		\$10 32 (3/4)	()			****
M ++	Transfer Memory		\$11 38 (3/9+)				
М	Transfer Memory		\$11 39 (3/9+)				
	Transfer Memory		\$11 3A (3/9+)				
M x+	Transfer Memory		\$11 3B (3/9+)	00D (2:2)	A7D :::	000 (0 - 72)	
M STD	Bit Test Immediate Value with Memory Byte Test Value in Accumulator	\$10 4D (2/2-3)		\$0B (3/6)	\$7B (4/7)	\$6B (3+/7+)	**0-
TE	Test Value in Accumulator Test Value in Accumulator	\$10 4D (2/2-3) \$11 4D (2/2-3)					**0-
TF	Test Value in Accumulator	\$11 4D (2/2-3) \$11 5D (2/2-3)					**0-
	Test Value in Accumulator	\$10 5D (2/2-3)					**0-