

Instruction	Syntax	SIZE	Description	Operation	X N Z V C
ABCD	ABCD Dy,Dx	B	Add decimal with extend	[destination] 10 ← [source] 10 + [destination] 10 + [X]	* U * U *
ADD	ADD <ea>,Dn	B,W,L	Add binary	[destination] ← [source] + [destination]	*****
ADDA	ADDA <ea>,An	W,L	Add address	[destination] ← [source] + [destination]	- - - - -
ADDI	ADDI #<data>,<ea>	B,W,L	Add immediate	[destination] ← <literal> + [destination]	*****
ADDQ	ADDQ #6,D3	B,W,L	Add quick	[destination] ← <literal> + [destination]	*****
ADDX	ADDX Dx,Dy	B,W,L	Add extended (ADC)	[destination] ← [source] + [destination] + [X]	*****
AND	AND <ea>,Dn	B,W,L	AND logical	[destination] ← [source].[destination]	- * * 0 0
ANDI	ANDI #<data>,<ea>	B,W,L	AND immediate	[destination] ← <literal>.[destination]	- * * 0 0
ANDI to CCR	ANDI #<data>,CCR	W,L	AND immediate to condition code register	[CCR] ← <data>.[CCR]	*****
ANDI to SR	ANDI #<data>,SR	W,L	AND immediate to status register	IF [S] = 1 THEN [SR] ← <literal>.[SR] ELSE TRAP	*****
ASL	ASL Dx,Dy	B,W,L	Arithmetic shift left	[destination] ← [destination] shifted by <count>	*****
ASR	ASR Dx,Dy	B,W,L	Arithmetic shift right	[destination] ← [destination] shifted by <count>	*****
BCC	BCC <label>	8/16 bit dis branch on carry clear C		If cc = 1 THEN [PC] ← [PC] + d	*****
BCS	BCS <label>	8/16 bit dis branch on carry set C		If cc = 1 THEN [PC] ← [PC] + d	*****
BEQ	BEQ <label>	8/16 bit dis branch on equal Z		If cc = 1 THEN [PC] ← [PC] + d	*****
BGE	BGE <label>	8/16 bit dis branch on greater than or equal N.V + N.V		If cc = 1 THEN [PC] ← [PC] + d	*****
BGT	BGT <label>	8/16 bit dis branch on greater than N.V.Z + N.V.Z		If cc = 1 THEN [PC] ← [PC] + d	*****
BHI	BHI <label>	8/16 bit dis branch on higher than C.Z		If cc = 1 THEN [PC] ← [PC] + d	*****
BLE	BLE <label>	8/16 bit dis branch on less than or equal Z + N.V + N.V		If cc = 1 THEN [PC] ← [PC] + d	*****
BLS	BLS <label>	8/16 bit dis branch on lower than or same C + Z		If cc = 1 THEN [PC] ← [PC] + d	*****
BLT	BLT <label>	8/16 bit dis branch on less than N.V + N.V		If cc = 1 THEN [PC] ← [PC] + d	*****
BMI	BMI <label>	8/16 bit dis branch on minus		If cc = 1 THEN [PC] ← [PC] + d	*****
BNE	BNE <label>	8/16 bit dis branch on not equal Z		If cc = 1 THEN [PC] ← [PC] + d	*****
BPL	BPL <label>	8/16 bit dis branch on plus		If cc = 1 THEN [PC] ← [PC] + d	*****
BVC	BVC <label>	8/16 bit dis branch on overflow clear V		If cc = 1 THEN [PC] ← [PC] + d	*****
BVS	BVS <label>	8/16 bit dis branch on overflow set V		If cc = 1 THEN [PC] ← [PC] + d	*****
BCHG	BCHG Dn,<ea>	B,L	Test a bit and change	[Z] ← <bit number> OF [destination]	- - * -
BCLR	BCLR Dn,<ea>	B,L	Test a bit and clear (RES)	[Z] ← <bit number> OF [destination]	- - * -
BRA	BRA <label>	8/16 bit dis Branch always		[PC] ← [PC] + d	- - - -
BSET	BSET Dn,<ea>	B,L	Test a bit and set (SET)	[Z] ← <bit number> OF [destination]	- - * -
BSR	BSR <label>	8/16 bit dis Branch to subroutine (CALL relative addr)		[SP] ← [SP] - 4; [M([SP])] ← [PC]; [PC] ← [PC] + d	- - - -
BTST	BTST Dn,<ea>	B,L	Test a bit	[Z] ← <bit number> OF [destination]	- - * -
CHK	CHK <ea>,Dn	B,W,L	Check register against bounds (Trap 6 if failed)	IF [Dr] < 0 OR [Dn] > [<ea>] THEN TRAP	- * U U U
CLR	CLR <ea>	B,W,L	Clear an operand	[destination] ← 0	0 1 0 0
CMP	CMP <ea>,Dn	B,W,L	Compare	[destination] - [source]	- ****
CMPA	CMPA <ea>,An	W,L	Compare address	[destination] - [source]	- ****
CMPI	CMPI #<data>,<ea>	B,W,L	Compare immediate	[destination] - <immediate data>	- ****
CMPM	CMPM (Ay)+(Ax)+	B,W,L	Compare memory with memory	[destination] - [source]	- ****
Dbcc	Dbcc Dn,<label>	8/16 bit dis Test condition cc, decrement, and branch		IF(condition false)	- - - -
DIVS	DIVS <ea>,Dn	W	Signed divide	[destination] ← [destination]/[source]	- *** 0
DIVU	DIVU <ea>,Dn	W	unsigned divide	[destination] ← [destination]/[source]	- *** 0
EOR	EOR Dn,<ea>	B,W,L	Exclusive OR logical (XOR)	[destination] ← [source] ⊕ [destination]	- * * 0 0
EORI	EORI #<data>,<ea>	B,W,L	EOR immediate	[destination] ← <literal> ⊕ [destination]	- * * 0 0
EORI to CCR	EORI #<data>,CCR	W	EOR immediate to CCR	[CCR] ← <literal> ⊕ [CCR]	*****
EXG	EXG Rx,Ry	L	Exchange registers (EXX)	[RX] ← [Ry]; [Ry] ← [Rx]	- - - -
EXT	EXT,W Dn	W,L	Sign-extend a data register	[destination] ← sign-extended[destination]	- ** 0 0
ILLEGAL	ILLEGAL		Illegal instruction	[SSP] ← [SSP] - 4; [M([SSP])] ← [PC]; [PC] ← destination	- - - -
JMP	JMP <ea>		Jump (unconditionally)	[SP] ← [SP] - 4; [M([SP])] ← [PC]	- - - -
JSR	JSR <ea>		Jump to subroutine (CALL)	[SP] ← [SP] - 4; [M([SP])] ← [PC]	- - - -
LEA	LEA <ea>,An	L	Load effective address	[An] ← <ea>	- - - -
LINK	LINK An,#<displacement>	W,L	Link and allocate ram from stackpointer	[SP] ← [SP] - 4; [M([SP])] ← [An]; [destination] ← [destination] shifted by <count>	- *** 0 *
LSL	LSL Dx,Dy	B,W,L	Logical shift left	[destination] ← [destination] shifted by <count>	- - - -
LSR	LSR #<data>,Dy	B,W,L	Logical shift right	[destination] ← [source]	- - - -
MOVE	MOVE <ea>,<e>	B,W,L	Copy data from source to destination	[destination] ← [source]	- * * 0 0
MOVEA	MOVEA <ea>,An	W,L	Move address	[CCR] ← [source]	- - - -
MOVE to CCR	MOVE <ea>,CCR	W	Copy data to CCR from source	[destination] ← [SR]	*****
MOVE from SR	MOVE SR,<ea>	W	Copy data from SR to destination	IF [S] = 1 THEN [SR] ← [source] ELSE TRAP	*****
MOVE to SR	MOVE <ea>,SR	W	Copy data to SR from source	MOVE USP,An form: IF [S] = 1 THEN [USP] ← [An] ELSE TRAP	-----
MOVE USP	MOVE USP,An	L	Copy data to or from USP	REPEAT [destination_register] ← [source] UNTIL all registers in list moved	-----
MOVEM	MOVEM <ea>,<register list>	W,L	Move multiple registers	[destination] ← [source]	- - - -
MOVEP	MOVEP Dx,(d,Ay)	W,L	Move peripheral data	[destination] ← <literal>	- * * 0 0
MOVEQ	MOVEQ #<data>,Dn	L	Move quick (copy a small literal to a destination)	[destination] ← [destination] * [source]	- * * 0 0
MULS	MULS <ea>,Dn	W,L	Signed multiply	[destination] ← [destination] * [source]	- * * 0 0
MULU	MULU <ea>,Dn	W,L	unsigned multiply	[destination] 10 ← 0 - [destination] 10 - [X]	* U U U *
NBCD	NBCD <ea>	B	Negate decimal with sign extend	[destination] ← 0 - [destination]	*****
NEG	NEG <ea>	B,W,L	Negate	[destination] ← 0 - [destination] - [X]	*****
NEGX	NEGX <ea>	B,W,L	Negate with extend	None	- - - -
NOP	NOP		No operation	[destination] ← [destination]	- - - -
NOT	NOT <ea>	B,W,L	Logical complement	[destination] ← [source] + [destination]	- * * 0 0
OR	OR <ea>,Dn	B,W,L	OR logical	[destination] ← <literal> + [destination]	- * * 0 0
ORI	ORI #<data>,<ea>	B,W,L	OR immediate	[CCR] ← <literal> + [CCR]	*****
ORI to CCR	ORI #<data>,CCR	W	Inclusive OR immediate to CCR	IF [S] = 1 THEN [SR] ← <literal> + [SR] ELSE TRAP	*****
ORI to SR	ORI #<data>,SR	W	Inclusive OR immediate to status register	[SP] ← [SP] - 4; [M([SP])] ← <ea>	-----
PEA	PEA <ea>	L	Push effective address	IF [S] = 1 THEN Assert RESET* line ELSE TRAP	-----
RESET	RESET		Reset external devices	[destination] ← [destination] rotated by <count>	- - - -
ROL	ROL Dx,Dy	B,W,L	Rotate left	[destination] ← [destination] rotated by <count>	- * * 0 *
ROR	ROR #<data>,Dy	B,W,L	Rotate right	[destination] ← [destination] rotated by <count>	- * * 0 *
ROXL	ROXL Dx,Dy	B,W,L	Rotate left with extend	[destination] ← [destination] rotated by <count>	*** 0 *
ROXR	ROXR #<data>,Dy	B,W,L	Rotate right with extend	[destination] ← [destination] rotated by <count>	*** 0 *
RTE	RTE		Return from exception	[destination] ← [destination] rotated by <count>	*****
RTR	RTR		Return and restore condition codes	IF [S] = 1 THEN [SP] ← [SP] + 2; [CCR] ← [M([SP])]; [SP] ← [SP] + 2	*****
RTS	RTS		Return from subroutine (RET)	[PC] ← [M([SP])]; [SP] ← [SP] + 4	-----
SBCD	SBCD Dy,Dx	B	Subtract decimal with extend	[destination] 10 ← [destination] 10 - [source] 10 - [X]	* U * U *
Scc	SF <ea>		Set according to condition cc	IF cc = 1 THEN [destination] ← 11111111 2ELSE [destination] ← 00000000 16	-----
SF	SF <ea>		set on false (i.e. set never) 0	IF cc = 1 THEN [destination] ← 11111111 2ELSE [destination] ← 00000000 17	-----
ST	ST <ea>		set on true (i.e. set always) 1	IF [S] = 1 THEN [S] ← <data> STOP ELSE TRAP	*****
STOP	STOP #<data>		Load status register and stop	[destination] ← [source]	- - - -
SUB	SUB <ea>,Dn	B,W,L	Subtract binary	[destination] ← [destination] - [source]	- - - -
SUBA	SUBA <ea>,An	W,L	Subtract address	[destination] ← [destination] - [source]	- - - -
SUBI	SUBI #<data>,<ea>	B,W,L	Subtract immediate	[destination] ← [destination] - <literal>	*****
SUBQ	SUBQ #<data>,<ea>	B,W,L	Subtract quick	[destination] ← [destination] - <literal>	*****
SUBX	SUBX Dx,Dy	B,W,L	Subtract extended (SBC)	[destination] ← [destination] - [source] - [X]	*****
SWAP	SWAP Dn	W	Swap register halves	[Register(16:31)] ← [Register(0:15)]; [CCR] ← tested([operand]); [destination(7)] ← 1	- * * 0 0
TAS	TAS <ea>	B	Test and set an operand	[SP] ← [An]; [An] ← [M([SP])]; [SP] ← [SP] + 4	- * * 0 0
TRAP	TRAP #<vector>		Trap to Vectors 32-47 at address (32+Vector)*4	S ← 1; [SSP] ← [SSP] - 4; [M([SSP])] ← [PC]; IF S = 1 THEN [SP] ← [SSP] - 2; [CCR] ← tested([operand])	-----
TRAPV	TRAPV		Trap on overflow to Trap 7	[CCR] ← tested([operand])	-----
TST	TST <ea>	B,W,L	Test an operand	[SP] ← [An]; [An] ← [M([SP])]; [SP] ← [SP] + 4	- * * 0 0
UNLK	Unlink		UNLK An		-----

Instruction	Syntax	SIZE	Description	Operation	X N Z V C	Sample
ABCD	ABCD Dy,Dx	B	Add decimal with extend	[destination] 10 .. [source] 10 + [destination] 10 + [X]	* U * U *	
	ABCD -(Ay),-(Ax)	B			****	
ADD	ADD <ea>,Dn	B,W,L	Add binary	[destination] .. [source] + [destination]	****	
	ADD Dn,<ea>	B,W,L			****	
ADDA	ADDA <ea>,An	W,L	Add address	[destination] .. [source] + [destination]	****	
ADDI	ADDI <data>,<ea>	B,W,L	Add immediate	[destination] .. <literal> + [destination]	****	
ADDQ	ADDQ #6,D3	B,W,L	Add quick	[destination] .. <literal> + [destination]	**** ADDQ #6,D3	
ADDX	ADDX Dy,Dx	B,W,L	Add extended (ADC)	[destination] .. [source] + [destination] + [X]	****	
	ADDX -(Ay),-(Ax)	B,W,L			****	
AND	AND <ea>,Dn	B,W,L	AND logical	[destination] .. [source].[destination]	- * 0 0	
	ANDN <ea>	B,W,L			****	
ANDI	ANDI <data>,<ea>	B,W,L	AND immediate	[destination] .. <literal>.[destination]	- * 0 0	
ANDI to CCR	ANDI <data>,CCR	W,L	AND immediate to condition code register	[CCR] .. <data>.[CCR]	****	
ANDI to SR	ANDI <data>,SR	W,L	AND immediate to status register	IF [S] = 1 THEN [SR] .. <literal>.[SR] ELSE TRAP	****	
ASL	ASL Dx,Dy	B,W,L	Arithmetic shift left	[destination] .. [destination] shifted by <count>	****	
	ASL #(data),Dy	B,W,L			****	
ASR	ASR Dx,Dy	B,W,L	Arithmetic shift right	[destination] .. [destination] shifted by <count>	****	
	ASR #(data),Dy	B,W,L			****	
	ASR <ea>	L			****	
BCC	BCC <label>	8/16 bit disp	branch on carry clear C	If cc = 1 THEN [PC] .. [PC] + d	****	
	BCS	BCS <label>	8/16 bit disp	branch on carry set C	****	
BEQ	BEQ <label>	8/16 bit disp	branch on equal Z	If cc = 1 THEN [PC] .. [PC] + d	**** BEQ Loop_4	
BGE	BGE <label>	8/16 bit disp	branch on greater than or equal N.V + N.V	If cc = 1 THEN [PC] .. [PC] + d	****	
BGT	BGT <label>	8/16 bit disp	branch on greater than N.V.Z + N.V.Z	If cc = 1 THEN [PC] .. [PC] + d	****	
BHI	BHI <label>	8/16 bit disp	branch on higher than C.Z	If cc = 1 THEN [PC] .. [PC] + d	****	
BLE	BLE <label>	8/16 bit disp	branch on less than or equal Z + N.V + N.V	If cc = 1 THEN [PC] .. [PC] + d	****	
BLS	BLS <label>	8/16 bit disp	branch on lower than or same C + Z	If cc = 1 THEN [PC] .. [PC] + d	****	
BLT	BLT <label>	8/16 bit disp	branch on less than N.V + N.V	If cc = 1 THEN [PC] .. [PC] + d	****	
BMI	BMI <label>	8/16 bit disp	branch on minus (i.e.)	If cc = 1 THEN [PC] .. [PC] + d	****	
BNE	BNE <label>	8/16 bit disp	branch on not equal Z	If cc = 1 THEN [PC] .. [PC] + d	****	
BPL	BPL <label>	8/16 bit disp	branch on plus (i.e.)	If cc = 1 THEN [PC] .. [PC] + d	****	
BVC	BVC <label>	8/16 bit disp	branch on overflow clear V	If cc = 1 THEN [PC] .. [PC] + d	****	
BVS	BVS <label>	8/16 bit disp	branch on overflow set V	If cc = 1 THEN [PC] .. [PC] + d	****	
BCHG	BCHG Dn,<ea>	B,L	Test a bit and change	[Z] .. <bit number> OF [destination]	- * -	
	BCHG #(data),<ea>	B,L		<bit number> OF [destination] .. <bit number> OF [destination]	****	
BCLR	BCLR Dn,<ea>	B,L	Test a bit and clear (RES)	<bit number> OF [destination] .. <bit number> OF [destination]	- * -	
	BCLR #(data),<ea>	B,L		<bit number> OF [destination] .. 0	****	
BRA	BRA <label>	8/16 bit disp	Branch always	[PC] .. [PC] + d	****	
BSET	BSET Dn,<ea>	B,L	Test a bit and set (SET)	[Z] .. <bit number> OF [destination]	- * -	
	BSET #(data),<ea>	B,L		<bit number> OF [destination] .. 1	****	
BSR	BSR <label>	8/16 bit disp	Branch to subroutine (CALL relative addr)	[SP] .. [SP] - 4; [M(SP)] .. [PC]; [PC] .. [PC] + d	****	
BTST	BTST Dn,<ea>	B,L	Test a bit	[Z] .. <bit number> OF [destination]	- * -	
	BTST #(data),<ea>	B,L			****	
CHK	CHK <ea>,Dn	B,W,L	Check register against bounds (Trap 6 if failed)	IF [Dn] < 0 OR [Dn] > [ea] THEN TRAP	- * U U U	
CLR	CLR <ea>	B,W,L	Clear an operand	[destination] .. 0	- 0 1 0 0 CLR (A4)*	
CMP	CMP <ea>,Dn	B,W,L	Compare	[destination] .. [source]	**** CMP Test(A4,D3,W).D2	
CMPA	CMPA <ea>,An	W,L	Compare address	[destination] .. [source]	CMPA.W (A2)*,A6 CMPA.L D5,A2	
CMPI	CMPI <data>,<ea>	B,W,L	Compare immediate	[destination] .. <immediate data>	****	
CMPM	CMPM (Ay),-(Ax)+	B,W,L	Compare memory with memory	[destination] .. [source]	**** CMPM.B (A3)*,(A4)*	
DBcc	DBcc Dn,<label>	8/16 bit disp	Test condition, decrement, and branch	IF(condition false) THEN [Dn] .. 1 [decrement loop counter]; IF [Dn] = -1 THEN [PC] .. [PC] + 2 (fall through to next instruction) ELSE [PC] .. [PC] + 2 (fall through to next instruction)	**** DBEQ D0,AGAIN	
DIVS	DIVS <ea>,Dn	W	Signed divide	[destination] .. [destination]/[source]	- * * 0	
DIVU	DIVU <ea>,Dn	W	unsigned divide	[destination] .. [destination]/[source]	- * * 0	
EOR	EOR Dn,<ea>	B,W,L	Exclusive OR logical (XOR)	[destination] .. [source] ^ [destination]	- * * 0 EOR D3,-(A3)	
EORI	EORI <data>,<ea>	B,W,L	EOR immediate	[destination] .. <literal> ^ [CCR]	- * * 0	
EORI to CCR	EORI <data>,CCR	W	EOR immediate to CCR	[CCR] .. <literal> ^ [CCR]	****	
EXG	EXG Rx,Ry	L	Exchange registers (EXX)	[Rx] .. [Ry]; [Ry] .. [Rx]	**** EXG D3,D4 EXG D2,A0 EXG A7,D5	
EXT	EXT W,Dn	W,L	Sign-extend a data register	[destination] .. sign-extended[destination]	- * * 0	
ILLEGAL	ILLEGAL		Illegal instruction	[SSP] .. [SP] - 4; [M(SSP)] .. [PC]; [PC] .. [PC] + d; [SP] .. [SP] + d; [PC] .. [PC] + d; [PC] .. destination	****	
JMP	JMP <ea>		Jump (unconditionally)	[SP] .. [SP] - 4; [M(SP)] .. [PC]; [PC] .. destination	**** JSR (A)	
JSR	JSR <label>		Jump to subroutine (CALL)	[SP] .. [SP] - 4; [M(SP)] .. [PC]; [PC] .. destination	**** JSR (A,D)	
LEA	LEA <ea>,An	L	Load effective address	[An] .. <ea>	**** LEA Table,A0 LEA (Table,PC),A0 LEA (-A0,D0,L),A6 LEA (Table,PC,D0),A6	
LINK	LINK An,#<displacement>	W,L	Link and allocate ram from stackpointer	[SP] .. [SP] - 4; [M(SP)] .. [An]; [An] .. [SP]; [SP] .. [SP] + d	**** LINK A6,J,-12	
LSL	LSL Dx,Dy	B,W,L	Logical shift left	[destination] .. [destination] shifted by <count>	*** 0 *	
	LSL #(data),Dy	B,W,L			****	
	LSL <ea>	W			****	
LSR	LSR #<data>,Dy	B,W,L	Logical shift right	[destination] .. [destination] shifted by <count>	*** 0 *	
	LSR Dx,Dy	B,W,L			****	
	LSR <ea>	W			****	
MOVE	MOVE <ea>,<ea>	B,W,L	Copy data from source to destination	[destination] .. [source]	**** MOVE (A5),-(A2) MOVE -(A5),A0 MOVE #S123,(A6)*	
MOVEA	MOVEA <ea>,An	W,L	Move address	[An] .. [source]	**** MOVEAL #S1234,A0	
MOVE to CCR	MOVE #<ea>,CCR	W	Copy data to CCR from source	[CCR] .. [source]	****	
MOVE from SR	MOVE Sr,<ea>	W	Copy data from SR to destination	[destination] .. [source]	****	
MOVE to SR	MOVE #Sr,SR	W	Copy data to SR from source	[IF [S] = 1 THEN [SR] .. [source]] ELSE TRAP	****	
MOVE USP	MOVE USP,An	L	Copy data to or from USP	MOVE USP An form; IF [S] = 1 THEN [USP] .. [An] ELSE TRAP	****	
	MOVE An,USP	L		MOVE An USP form; IF [S] = 1 THEN [An] .. [USP] ELSE TRAP	****	
MOVEM	MOVEM <ea>,<register list>	W,L	Move multiple registers	REPEAT [destination],register .. [source] UNTIL all registers in list moved	**** MOVEM,L D0-D5/A0-A3,-(SP) MOVEM,L,(SP)*,D0-D5/A0-A3	
MOVEP	MOVEP Dx,(d,Ay)	W,L	Move peripheral data	REPEAT [destination],register .. [source] UNTIL all registers in list moved	**** MOVEP D2,(Control,A0) MOVEVP (Input,A6),D5	
	MOVEP Dx,Dx	W,L			**** MOVEP #12,00	
MOVEQ	MOVEQ <data>,Dn	L	Move quick (copy a small literal to a destination)	[destination] .. <literal>	**** 0 MOVEQ #12,00	
MULS	MULS <ea>,Dn	W,L	Signed multiply	[destination] .. [destination]* [source]	**** 0 MULU #S1234,D3	
MULU	MULU <ea>,Dn	W,L	unsigned multiply	[destination] .. [destination]* [source]	**** 0 MULU #S1234,D3	
NBCD	NBCD <ea>	B	Negate decimal with sign extend	[destination] 10 .. 0 .. [destination] 10 .. [X]	* U * U *	
NEG	NEG <ea>	B,W,L	Negate	[destination] .. 0 .. [destination]	****	
NEGX	NEGX <ea>	B,W,L	Negate with extend	[destination] .. 0 .. [destination] .. [X]	****	
NOP	NOP		No operation	None	****	
NOT	NOT <ea>	B,W,L	Logical complement	[destination] .. [destination]	****	
OR	OR <ea>,Dn	B,W,L	OR logical	[destination] .. [source] + [destination]	**** 0 ORL #F0000000,D0	
ORI	ORI <data>,<ea>	B,W,L	OR immediate	[destination] .. <literal> + [destination]	**** 0 ORL #F00000001,(A0)*	
ORI to CCR	ORI <data>,CCR	W	Inclusive OR immediate to CCR	[CCR] .. <literal> + [CCR]	**** ORI #S04,CCR	
ORI to SR	ORI <data>,SR	W	Inclusive OR immediate to status register	IF [S] = 1 THEN [SR] .. <literal> + [SR] ELSE TRAP	**** ORI #S800,SR	
PEA	PEA <ea>	L	Push effective address	[SP] .. [SP] - 4; [M(SP)] .. <ea>	**** PEA (TABLE,PC)	
RESET	RESET		Reset external devices	IF [S] = 1 THEN Assert RESET* line ELSE TRAP	****	
ROL	ROL Dx,Dy	B,W,L	Rotate left	[destination] .. [destination] rotated by <count>	- * 0 *	
	ROL #<data>,Dy	B,W,L			****	
	ROL <ea>	W			****	
ROR	ROR #<data>,Dy	B,W,L	Rotate right	[destination] .. [destination] rotated by <count>	- * 0 *	
	ROR Dx,Dy	B,W,L			****	
	ROR <ea>	W			****	
ROXL	ROXL Dx,Dy	B,W,L	Rotate left with extend	[destination] .. [destination] rotated by <count>	*** 0 *	
	ROXL #(data),Dy	B,W,L			****	
	ROXR Dx,Dy	B,W,L			****	
ROXR	ROXR <data>,Dy	B,W,L	Rotate right with extend	[destination] .. [destination] rotated by <count>	*** 0 *	
	ROXR Dx,Dy	B,W,L			****	
	ROXR <ea>	W			****	
RTE	RTE		Return from exception	[IF S=1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 2]; ELSE [destination] .. 00000000 2	****	
RTR	RTR		Return and restore condition codes	[CCR] .. [M(SP)]; [SP] .. [SP] + 2	****	
RTS	RTS		Return from subroutine (RET)	[PC] .. [M(SP)]; [SP] .. [SP] + 4	****	
SBCD	SBCD Dy,Dx	B	Subtract decimal with extend	[destination] 10 .. [destination] 10 .. [source] 10 .. [X]	* U * U *	
Scc	SCC <ea>		Set according to condition cc	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 2	****	
SGE	SGE <ea>		set on carry set C	ELSE [destination] .. 00000000 2	****	
SGT	SGT <ea>		set on equal Z	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 3	****	
SHI	SHI <ea>		set on greater than or equal N.V + N.V	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 4	****	
SLE	SLE <ea>		set on less than or equal Z + N.V + N.V	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 5	****	
SLS	SLS <ea>		set on lower than or same C + Z	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 6	****	
SLT	SLT <ea>		set on less than N.V + N.V	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 7	****	
SMI	SMI <ea>		set on minus (i.e. negative) N	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 8	****	
SNE	SNE <ea>		set on not equal Z	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 9	****	
SPL	SPL <ea>		set on plus (i.e. positive) N	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 10	****	
SVC	SVC <ea>		set on overflow clear V	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 11	****	
SVS	SVS <ea>		set on overflow set V	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 12	****	
SF	SF <ea>		set on false (i.e. set never) 0	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 13	****	
ST	ST <ea>		set on true (i.e. set always) 1	IF cc = 1 THEN [destination] .. 11111111 2 ELSE [destination] .. 00000000 14	****	
STOP	STOP #<data>		Load status register and stop	IF [S] = 1 THEN [SR] .. <data> STOP ELSE TRAP	**** STOP #S2700 STOP #Setup	
SUB	SUB <ea>,Dn	B,W,L	Subtract binary	[destination] .. [destination] - [source]	****	
SUBA	SUB Dn,<ea>	B,W,L	Subtract address	[destination] .. [destination] - [source]	****	
SUBI	SUB I <data>,<ea>	B,W,L	Subtract immediate	[destination] .. [destination] - <literal>	****	
SUBQ	SUBQ #<data>,<ea>	B,W,L	Subtract quick	[destination] .. [destination] - <literal>	****	
SUBX	SUBX Dx,Dy	B,W,L	Subtract extended (SBC)	[destination] .. [destination] - [source] .. [X]	****	
SWAP	SWAP Dn	W	Swap register halves	[Register(16:31)] .. [Register(0:15)]; [Register(0:15)] .. [Register(16:31)]	- * * 0	
TAS	TAS <ea>	B	Test and set an operand	[CCR] .. tested([operand]); [destination] .. 7] - 1	- * * 0	
TRAP	TRAP #<vector>		Trap to Vectors 32-47 at address (32+Vector)*4	5 [SSP] .. [SSP] - 4; [M(SSP)] .. [PC]; [PC] .. [SSP]; [SSP] .. [SSP] - 2; [M(SSP)] .. [SR]; [SR] .. [SSP]; [SSP] .. [SSP] - 1; [M(SSP)] .. [PC]; [PC] .. [SSP]; [SSP] .. [SSP] ELSE no action	- * * 0 TRAP #15	
TRAPV	TRAPV		Trap on overflow to Trap 7	IF V = 1 THEN [SSP] .. [SSP] - 4; [M(SSP)] .. [PC]; [PC] .. [SSP]; [SSP] .. [SSP] - 2; [M(SSP)] .. [SR]; [SR] .. [SSP]; [SSP] .. [SSP] - 1; [M(SSP)] .. [PC]; [PC] .. [SSP]; [SSP] .. [SSP] ELSE no action	****	
TST	TST <ea>	B,W,L	Test an operand	[CCR] .. tested([operand])	- * * 0	
UNLK	UNLK An		Unlink	I.E., [operand] = 0: update CCR [SP] .. [An]; [An] .. [M(SP)]; [SP] .. [SP] + 4	****	

Dn
 (An)
 (An)+, -(An)
 (d,An), (d,An,Xi)
 ABS.W, ABS.L
 (d,PC), (d,PC,Xi)
 imm

An Data and address register direct.
 Address register indirect.
 Address register indirect with post-incrementing or pre-decrementing.
 Address register indirect with displacement, and address register indirect with indexing and a displacement.
 Absolute addressing with a 16-bit or a 32-bit address.
 Program counter relative addressing with a 16-bit offset, or with an 8-bit offset plus the contents of an index register.
 An immediate value (i.e., literal) which may be 16 or 32 bits, depending on the instruction.

Old notation Current notation
 d(An), d(An,Xi) (d,An), (d,An,Xi)
 d(PC), d(PC,Xi) (d,PC), (d,PC,Xi)

Data stored Big Endian

<ea> - effective address
 <rea> - register effective address
 <dea> - data effective address
 <mea> - Memory effective address
 <cea> - control effective address
 <aea> - alterable effective address (data or memory)

	MODE	MODE	ea	rea	dea	mea	cea	aea
Data Register Direct	Dn	Dn	X	X	X			X
Address Register Direct	An	An	X	X				X
Address Register Indirect	(An)	(An)	X		X	X	X	X
Address Register Indirect with Postincrement	(An)+	(An)+	X		X	X		X
Address Register Indirect with Predecrement	-(An)	-(An)	X		X	X		X
Address Register Indirect with Displacement	d(An)	(d,An)	X		X	X	X	X
Address Register Indirect with Index	d(An,Xn)	(d,An,Xn)	X		X	X	X	X
Absolute Short	A16	A16	X		X	X	X	X
Absolute Long	A32	A32	X		X	X	X	X
Program Counter with Displacement	d(PC)	(d,PC)	X		X	X		X
Program Counter with Index	d(PC,Xn)	(d,PC,Xn)	X		X	X		X
Immediate	#<data>	#<data>	X		X	X		

	8Bit	16Bit	32Bit	CCR Bit	
D0				X	Extend Set to the value of the C-bit for arithmetic operations; otherwise not affected or set to a specified result.
D1				N	Negative Set if the most significant bit of the result is set; otherwise clear.
D2				Z	Zero Set if the result equals zero; otherwise clear.
D3				V	Overflow Set if an arithmetic overflow occurs implying that the result cannot be represented in the operand size; otherwise clear.
D4				C	Carry Set if a carry out of the most significant bit of the operand occurs for an addition, or if a borrow occurs in a subtraction; otherwise clear.
D5					
D6					
D7					
A1					
A2					
A3					
A4					
A5					
A6					
A7 (uSP)					
PC					
Condition CCR					
	X	N	Z	V	C

Instruction

Mode

Register

D/A

W/L

Scale

BS

IS

BD SIZE

I/IS

Addressing Mode

General Register Number

Extensions

Index Register Type

0 = Dn

1 = An

Word/Long-Word Index Size

0 = Sign-Extended Word

1 = Long Word

Scale Factor

00 = 1

01 = 2

10 = 4

11 = 8

Base Register Suppress

0 = Base Register Added

1 = Base Register Suppressed

Index Suppress

0 = Evaluate and Add Index Operand

1 = Suppress Index Operand

Base Displacement Size

00 = Reserved

01 = Null Displacement

10 = Word Displacement

11 = Long Displacement

Index/Indirect Selection

Indirect and Indexing Operand Determined in Conjunction with Bit 6, Index Suppress borrow occurs in a subtraction; otherwise clear.

IS-I/IS Memory Indirect Action Encodings

IS

Index/Indirect	Operation
0 000	No Memory Indirect Action
0 001	Indirect Preindexed with Null Outer Displacement
0 010	Indirect Preindexed with Word Outer Displacement
0 011	Indirect Preindexed with Long Outer Displacement
0 100	Reserved
0 101	Indirect Postindexed with Null Outer Displacement
0 110	Indirect Postindexed with Word Outer Displacement
0 111	Indirect Postindexed with Long Outer Displacement
1 000	No Memory Indirect Action
1 001	Memory Indirect with Null Outer Displacement
1 010	Memory Indirect with Word Outer Displacement
1 011	Memory Indirect with Long Outer Displacement
1 100–111	Reserved

EFFECTIVE ADDRESSING MODES

Mode

Data Register Direct Mode

Address Register Direct Mode

Address Register Indirect Mode

Address Register Indirect with Postincrement Mode

Address Register Indirect with Predecrement Mode

Address Register Indirect with Displacement Mode

Address Register Indirect with Index (8-Bit Displacement) Mode

Generation	Syntax	Mode Field	Reg Field	Ext Words
EA = Dn	Dn	000	REG. NO.	0
EA = An	An	001	REG. NO.	0
EA = (An)	(An)	010	REG. NO.	0
EA = (An) + S (An) +		011	REG. NO.	0
EA = (An)–SIZ– (An)		100	REG. NO.	0
EA = (An) + d (d16, An)		101	REG. NO.	1
EA = (An) + (X(d8 ,An, Xn.S		110	REG. NO.	1

Vector	Dec	Addressx	Space	Assignment
	0	0 000	SP	Reset: Initial SSP?
	1	4 004	SP	Reset: Initial PC2
	2	8 008	SD	Bus Error
	3	12 00C	SD	Address Error
	4	16 010	SD	Illegal Instruction
	5	20 014	SD	Zero Divide
	6	24 018	SD	CHK Instruction
	7	28 01C	SD	TRAPV Instruction
	8	32 020	SD	Privilege Violation
	9	36 024	SD	Trace (every instruction calls this if T flag is set)
	10	40 028	SD	Axxx – Line 1010 Emulator
	11	44 02C	SD	Fxxx – Line 1111 Emulator
	12	48 030	SD	(Unassigned. Reserved)
	13	52 034	SD	(Unassigned, Reserved)
	14	56 038	SD	Format Error**
	15	60 03C	SD	Uninitialized Interrupt Vector
16-23'		64 040	SD	(Unassigned, Reserved)
	95	05F		-
	24	96 060	SD	Spurious Interrupt3
	25	100 064	SD	Level 1 Interrupt Autovector
	26	104 068	SO	Level 2 Interrupt Autovector
	27	108 06C	SO	Level 3 Interrupt Autovector
	28	112 070	SD	Level 4 Interrupt Autovector
	29	116 074	SD	Level 5 Interrupt Autovector
	30	120 078	SD	Level 6 Interrupt Autovector
	31	124 07C	SD	Level 7 Interrupt Autovector
32-47		128 080	SD	TRAP Instruction Vectors
	191	0BF		-
48-631		192 0C0	SD	(Unassigned, Reserved)
	256	0FF		-
64-255		256 100	SD	User Interrupt Vectors
	1023	3FF		-