

Mnemonic	Description	Example	Parameters	Flags affected
ADC r	Add register r and the carry flag to the Accumulator A.	ADC B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	S Z H V N C
ADC A,#	Add 8 bit number # and the carry to A.	ADC 128	#: 0-255 (\$00-\$FF)	S Z H V N C
ADC HL,rr	Add 16 bit register rr and the carry to HL.	ADC HL,BC	'rr': BC DE HL SP	S Z H V N C
ADD rr,r1	Add 16 bit register r1 to 16 bit register rr.	ADD HL,BC	'r1': HL IX IY 'r2': BC DE SP *HL IX IY*	-- H - N C
ADD r	Adds 8 bit register r to A.	ADD B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	S Z H V N C
ADD #	Adds 8 bit value # to A.	ADD B	#: 0-255 (\$00-\$FF)	S Z H V N C
AND r	Logical AND of bits in register r with Accumulator A.	AND B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	S Z H V N C
AND #	Logical AND of bits in 8 bit value # with Accumulator A.	AND \$64	#: 0-255 (\$00-\$FF)	S Z H V N C
BIT b,r	Test bit b from 8 bit register r and set the Z flag to that bit.	BIT 7,B	b: 0-7 (%76543210) 'r': (HL) (IX+#) (IY+#) A B C D E H L	s Z H V N -
CALL addr	Call Subroutine at address addr	CALL \$1000	'addr': 0-65535 (\$0000-\$FFFF)	-----
CALL c,addr	Call Subroutine at address addr only IF condition c is true.	CALL Z,\$1000	'addr': 0-65535 (\$0000-\$FFFF) 'c': c m nc nz p po pe z	-----
CCF	Complement the Carry Flag. C flag will inverted	CCF		-- H - N C
CP r	Compare the Accumulator to register r.	CP B	'r': (HL) (IX+#) (IY+#) A B C D E H L	S Z H V N C
CP #	Compare the Accumulator to 8 bit immediate value #.	CP 32	#:0-255 (\$00-\$FF)	S Z H V N C
CPD	Compare A to the byte at address HL and decrease HL and BC.	CPD		S Z H V N -
CPDR	Compare A to the byte at address HL and Decrease and Repeat	CPDR		S Z H V N -
CPI	Compare A to the byte at address HL and increase HL but decrease BC (Bytecount).	CPI		S Z H V N -
CPIR	Compare A to the byte at addr HL and inc HL dec BC (Bytecount) and Rep until match or BC=0.	CPIR		S Z H V N -
CPL	Invert all bits of A (this is known as 'One's Complement').	CPL		-- H - N -
DAA	Decimal Adjust Accumulator (Binary Coded Decimal)	DAA		S Z H V - C
DEC r	Decrease value in 8 bit register r by one.	DEC B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	S Z H V N -
DEC rr	Decrease value in 16 bit register rr by one.	DEC HL	Valid registers for 'rr': BC DE HL IX IY SP	-----
DI	Disable Maskable Interrupts	DI		-----
DJNZ ofst	Decrease B and Jump if NonZero to address offset #.	DJNZ label	'ofst': -128 to +127	-----
EI	Enable Maskable Interrupts.	EI		-----
EX (SP),HL	Exchange HL with the top item of the stack	EX (SP),HL		-----
EX AF,AF'	Exchange the Accumulator and Flags with the shadow Accumulator and Flags.	EX AF,AF'		S Z H V N C
EX DE,HL	Exchange HL and DE	EX DE,HL		-----
EXX	Exchange the registers BC, DE and HL with the shadow registers	EXX		-----
HALT	Stop the CPU until an interrupt occurs.	HALT		-----
IM0	Enable Interrupt mode 0.	IM0		-----
IM1	Enable Interrupt mode 1.	IM1		-----
IM2	Enable Interrupt mode 2.	IM2		-----
IN A,(#)	Read in an 8 bit byte A from 8 bit port #.	IN A,\$10	#: 0-255 (\$00-\$FF)	S Z H V N -
IN r,(C)	Read in an 8 bit byte into register r from port (C)	IN A,(C)	'r': A B C D E H L	S Z H V N -
INC r	Increase value in 8 bit register r by one.	INC B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	S Z H V N -
INC rr	Increase value in 16 bit register r by one.	INC HL	'rr': BC DE HL IX IY SP	-----
IND	Read a byte IN from port (C) and save to address in HL, then Decrease HL and B.	IND		s Z h v n -
INDR	Read a byte IN from port (C) and save to address in HL, then Decrease HL and B, rep until B=0.	INDR		s Z h v n -
INI	Read a byte IN from port (C) and save to address in HL, then increase HL and decrease B.	INI		s Z h v n -
INIR	Read a byte IN from port (C) and save to the address in HL, inc HL and dec B, rep until B=0.	INIR		s Z h v n -
JP (HL)	Jump to the address in register HL.	JP (HL)		-----
JP addr	Jump to the 16 bit address addr.	JP \$4000	'addr': 0-65535 (\$0000-\$FFFF)	-----
JP c,addr	Jump to the 16 bit address addr only IF condition c is true in the flags register.	JP Z,\$4000	'addr': 0-65535 (\$0000-\$FFFF) 'c': c m nc nz p po pe z	-----
JR ofst	Jump to the 8 bit offset #.	JR TestLabel	#: -128 to +127	-----
JR c,ofst	Jump to the 8 bit offset ofst IF condition c is true.	JR Z,TestLabel	'ofst': -128 to +127	-----
LD (rr),A	Load the 8 bit value in the Accumulator into the address in register rr.	LD (DE),A	'rr': BC DE HL IX+# IY SP	-----
LD (HL),B	Load the 8 bit value in register r into the address in register rr.	LD (HL),B	'r': A B C D E H L 'r': HL IX+# IY+#	-----
LD (addr),A	Load the 8 bit value in the Accumulator into memory address addr.	LD (\$C000),A	'addr': 0-65535 (\$0000-\$FFFF)	-----
LD (addr),rr	Load the 16 bit value in register pair rr into memory address addr.	LD (\$C000),BC	'addr': 0-65535 (\$0000-\$FFFF) 'r': BC DE HL IX IY SP	-----
LD A,(rr)	Load the 8 bit value from the address in register rr into the Accumulator.	LD A,(DE)	'r': BC DE HL IX+# IY SP	-----
LD A,(addr)	Load the 8 bit value from memory address addr into the Accumulator.	LD A,(\$C000)	###: 0-65535 (\$0000-\$FFFF)	-----
LD r,#	Load the 8 bit register r with value #.	LD B,32	'r': A B C D E H L IXH IXL IYH IYL #: 0-255 (\$00-\$FF)	-----
LD A,l	Load the 8 bit value from the l register to the Accumulator.	LD A,l		S Z H V N -
LD A,R	Load the 8 bit value from the R register to the Accumulator.	LD A,R		S Z H V N -
LD rr,(addr)	Load the 16 bit register pair rr from memory address addr.	LD BC,(\$C000)	'r': BC DE HL IX IY SP 'addr': 0-65535 (\$0000-\$FFFF)	-----
LD rr,####	Load the 16 bit register pair rr with immediate value ####	LD BC,\$C000	'r': BC DE HL IX IY SP 'addr': 0-65535 (\$0000-\$FFFF)	-----
LD l,A	Load the 8 bit value from the Accumulator into the l register.	LD l,A		-----
LD R,A	Load the R register with the 8 bit value in the Accumulator.	LD R,A		-----
LD SP,HL	Load the 16 bit Stack Pointer register SP with the value in HL.	LD SP,HL		-----
LD r1,r2	Load the 8 bit register r1 from register r2.	LD H,B	'r1' and 'r2': A B C D E H L IXH IXL IYH IYL	-----
LD r,(rr)	Load the 8 bit register r from the address in register rr.	LD B,(HL)	'r': A B C D E H L 'rr': HL IX+# IY+#	-----
LDD	Load and Decrement. Copies bytes down from HL to DE with BC as a byte count.	LDD		-- H V N -
LDDR	Load, Decrement and Repeat. Copies bytes down from HL to DE with BC as a Byte count	LDDR		-- H V N -
LDI	Load and Increment. Copies bytes upwards from HL to DE with BC as a byte count	LDI		-- H V N -
LDIR	Load, Decrement and Repeat. Copies bytes upwards from HL to DE with BC as byte count	LDIR		-- H V N -
NEG	Negate the 8 bit value in the accumulator (Two's Complement of the number).	NEG		S Z H V N C
NOP	No Operation. This command has no effect on any registers or memory.	NOP		-----
OR r	Logical OR of bits in register r with Accumulator A.	OR B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	S Z H V N C
OR #	Logical OR of bits in 8 bit value # with Accumulator A.	OR \$64	#: 0-255 (\$00-\$FF)	S Z H V N C
OTDR	Out Decrement Repeat. Transfers B bytes from HL to port (C) moving downwards.	OTDR		s Z h v n -
OTIR	Out Increment Repeat. This command transfers B bytes from HL to port (C) moving upwards.	OTIR		s Z h v n -
OUT (#),A	Output an 8 bit byte from A to 8 bit port #.	OUT (\$10),A	#: 0-255 (\$00-\$FF)	-----
OUT (C),r	On a system with 8 bit ports, this will output an 8 bit byte from register r to port (C).	OUT (C),r	'r': A B C D E H L	-----
OUT (C),0	On a system with 8 bit ports, this will output an 8 bit byte zero to port (C).	OUT (C),0		-----
OUTD	Out and Decrement. This command transfers a byte from HL to port (C) moving downwards.	OUTD		s Z h v n -
OUTI	Out and Increment. This command transfers a byte from HL to port (C) moving upwards.	OUTI		s Z h v n -
POP rr	Pop a pair of bytes off the stack into 16 bit register rr.	POP AF	'rr': AF BC DE HL IX IY	all if AF / none
PUSH rr	Push a pair of bytes from 16 bit register rr onto the top of the stack.	PUSH AF	'rr': AF BC DE HL IX IY	-----
RES b,r	Reset bit b from 8 bit register r to 0.	RES 7,B	b: 0-7 (%76543210) 'r': (HL) (IX+#) (IY+#) A B C D E H L	-----
RET	Return from a subroutine.	RET		-----
RET c	Return from a subroutine only if condition c is true.	RET Z	'c': c m nc nz p po pe z	-----
RETI	Return from an interrupt.	RETI		-----
RETN	Return from a non maskable interrupt (NMI).	RETN		-----
RL r	Rotate bits in register r Left with Carry.	RL B	'r': (HL) (IX+#) (IY+#) A B C D E H L	S Z H P N C
RLC r	Rotate bits in register r Left and Copy the top bit to the Carry.	RLC B	'r': (HL) (IX+#) (IY+#) A B C D E H L	S Z H P N C
RLD	Rotate Left for binary coded Decimal.	RLD		S Z H V N -
RR r	Rotate bits in register r Right with carry.	RR B	'r': (HL) (IX+#) (IY+#) A B C D E H L	S Z H P N C
RRC r	Rotate bits in register r Right and Copy the bottom bit to the Carry.	RLC B	'r': (HL) (IX+#) (IY+#) A B C D E H L	S Z H P N C
RRD	Rotate Right for binary coded Decimal.	RRD		S Z H V N -
RST #	ReSeT function. RST is a single byte call to \$00xx address.	RST \$38		-----
SBC r	Subtract register r and the carry flag from the Accumulator A.	SBC B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	S Z H V N C
SBC A,#	Subtract 8 bit number # and the carry from A.	SBC 128	#: 0-255 (\$00-\$FF)	S Z H V N C
SBC HL,rr	Subtract 16 bit register rr and the carry from HL.	SBC HL,BC	'rr': BC DE HL SP	S Z H V N C
SCF	Set the carry flag to 1.	SCF		-- H - N C
SET b,r	Set bit b from 8 bit register r to 1.	SET 7,B	b: 0-7 (%76543210) 'r': (HL) (IX+#) (IY+#) A B C D E H L	-----
SLA r	Shift the bits register r Left for Arithmetic.	SLA A	'r': (HL) (IX+#) (IY+#) A B C D E H L	S Z H P N C
SLL r	Shift the bits in register r Left Logically (for unsigned numbers).	SLL A	'r': (HL) (IX+#) (IY+#) A B C D E H L	S Z H P N C
SRA r	Shift the bits in register r Right for Arithmetic.	SRA A	'r': (HL) (IX+#) (IY+#) A B C D E H L	S Z H P N C
SRL r	Shift the bits in register r Right Logically.	SRL A	'r': (HL) (IX+#) (IY+#) A B C D E H L	S Z H P N C
SUB r	Subtract 8 bit register r from A.	SUB B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	S Z H V N C
SUB #	Subtract 8 bit value # from A.	SUB 32	#: 0-255 (\$00-\$FF)	S Z H V N C
XOR r	Logical XOR (eXclusive OR) of bits in register r with Accumulator A.	XOR B	'r': (HL) (IX+#) (IY+#) A B C D E H L IXH IXL IYH IYL	S Z H V N C
XOR #	Logical XOR (eXclusive OR) of bits in immediate value # with Accumulator A.	XOR \$64	#: 0-255 (\$00-\$FF)	S Z H V N C

Instruction	Opcodes	B/T	Flags	Instruction	Opcodes	B/T	Flags	Instruction	Opcodes	B/T	Flags	Instruction	Opcodes	B/T	Flags	
ADC A,(HL)	8E	1/7	-z -vc	CALL addr	CD dr ad	3/17 20	----	LD XL,A	DD 6F	2/8	----	RES 7,(HL)	CB BE	2/15	----	
ADC A,(IX+4)	DD 8E d	3/19	-z -vc	CALL L.addr	DC dr ad	3/17 19 20	----	LD XL,B	DD 68	2/8	----	RES 7,(IX+4)	DD CB BE	4/23	----	
ADC A,(IY+4)	FD 8E d	3/19	-z -vc	CALL m.addr	DF dr ad	3/17 19 20	----	LD XL,C	DD 69	2/8	----	RES 7,(IY+4)	DD CB BE	4/23	----	
ADC A,(H)	8C	1/4	-z -vc	CALL n.addr	DE dr ad	3/17 19 20	----	LD XL,D	DD 6A	2/8	----	RES 7,(H)	CB	2/8	----	
ADC A,B	88	1/4	-z -vc	CALL nz.addr	C4 dr ad	3/17 19 20	----	LD XL,E	DD 6B	2/8	----	RES 7,C	CB	2/8	----	
ADC A,C	89	1/4	-z -vc	CALL p.addr	F4 dr ad	3/17 19 20	----	LD XL,HL	DD 6C	2/8	----	RES 7,C	CB	2/8	----	
ADC A,D	8A	1/4	-z -vc	CALL po.addr	E4 dr ad	3/17 19 20	----	LD XL,HL	DD 6D	2/8	----	RES 7,D	CB	2/8	----	
ADC A,E	8B	1/4	-z -vc	CALL pe.addr	EC dr ad	3/17 19 20	----	LD XL,n	DD 2E n	3/11	----	RES 7,E	CB	2/8	----	
ADC A,H	8C	1/4	-z -vc	CALL z.addr	CC dr ad	3/17 19 20	----	LD XL,n	DD 2E n	3/11	----	RES 7,H	CB	2/8	----	
ADC A,IX	DD 8C	2/8	-z -vc	CF	3F	1/4	---x	LD A,(addr)	0A	1/7 8	----	RES 7,L	CB	2/8	----	
ADC A,IY	FD 8C	2/8	-z -vc	CP (HL)	BE	1/7	---v	LD A,(DE)	1A	1/7 8	----	RET	C9	1/10 12	----	
ADC A,L	8D	1/4	-z -vc	CP (IX+4)	DB ED	3/19	----	LD A,(HL)	7E	1/7 8	----	RET C	D8	1/10 11 12	----	
ADC A,IXL	DD 8D	2/8	-z -vc	CP (IY+4)	FB ED	3/19	----	LD A,(A)	7F	1/4	----	RET M	F8	1/10 11 12	----	
ADC A,IYL	FD 8D	2/8	-z -vc	CP A	BF	1/4	---v	LD A,(IX+4)	DD 7E d	3/19	----	RET NC	D0	1/10 11 12	----	
ADC A,HL	8E	1/4	-z -vc	CP XL	34	1/4	---v	LD A,(IX+4)	DD 7E d	3/19	----	RET NZ	C0	1/10 11 12	----	
ADC HL,BC	ED 4A	2/15	-z -vc	CP C	B9	1/4	---v	LD A,(IX+4)	DD 7E d	3/19	----	RET P	F0	1/10 11 12	----	
ADC HL,DE	ED 5A	2/15	-z -vc	CP D	BA	1/4	---v	LD A,(A)	7F	1/4	----	RET PE	E8	1/10 11 12	----	
ADC HL,HL	ED 6A	2/15	-z -vc	CP E	BB	1/4	---v	LD A,(A)	7F	1/4	----	RET PO	E0	1/10 11 12	----	
ADC HL,SP	ED 7A	2/15	-z -vc	CP H	BC	1/4	---v	LD A,(A)	7F	1/4	----	RET Z	C8	1/10 11 12	----	
ADD A,(HL)	86	1/7	-z -vc	CP IXH	DD BC	2/8	---v	LD A,(A)	7F	1/4	----	RETI	ED 4D/09	1/10 11 12	----	
ADD A,(IX+4)	DD 86 d	3/19	-z -vc	CP IYH	FD BC	2/8	---v	LD A,(A)	7F	1/4	----	RETN	ED 45	2/14	----	
ADD A,(IY+4)	FD 86 d	3/19	-z -vc	CP L	BD	1/4	---v	LD A,(IXH)	DD 7C	2/8	----	RL (HL)	CB BE	2/15	-z -p r	
ADD A,A	87	1/4	-z -vc	CP XL	34	1/4	---v	LD A,(IYH)	FD 7C	2/8	----	RL (IX+4)	DD CB BE	4/23	-z -p r	
ADD A,B	80	1/4	-z -vc	CP IYL	FD BD	2/8	---v	LD A,(I)	ED 57	2/8	-z -l	RL (IY+4)	DD CB BE	4/23	-z -p r	
ADD A,C	81	1/4	-z -vc	CP n	FE n	2/7	----	LD A,(A)	7D	1/4	----	RL A	CB	17	2/8	-z -p r
ADD A,D	82	1/4	-z -vc	CP D	EA9	2/16	7 -BC -	LD A,(IXL)	DD 7D	2/8	----	RL B	CB	10	2/8	-z -p r
ADD A,E	83	1/4	-z -vc	CP DR	ED B9	2/7	7 -BC -	LD A,(IYL)	FD 7D	2/8	----	RL C	CB	11	2/8	-z -p r
ADD A,H	84	1/4	-z -vc	CPI	ED A1	2/16	7 -BC -	LD A,n	3E n	2/7 8	----	RL D	CB	12	2/8	-z -p r
ADD A,IXH	DD 84	2/8	-z -vc	CPDR	ED B9	2/7	7 -BC -	LD A,(SFF00+n)	F0 n	2/12	----	RL E	CB	13	2/8	-z -p r
ADD A,IYH	FD 84	2/8	-z -vc	CP L	2F	1/4	----	LD A,(SFF00+C)	F2 n	1/8	----	RL H	CB	14	2/8	-z -p r
ADD A,L	85	1/4	-z -vc	DAA	27	1/4	-z -p c	LD A,(A)	ED 5F	2/7	-z -l	RL L	CB	15	2/8	-z -p r
ADD A,IXL	DD 85	2/8	-z -vc	DEC (HL)	35	1/11	-z -v	LD B,(HL)	46	1/7	----	RLA	7	1/4	-r	
ADD A,IYL	FD 85	2/8	-z -vc	DEC (IX+4)	DD 35d	3/23	-z -v	LD B,(IX+4)	DD 46 d	3/19	----	RLC (HL)	CB BE	2/15	-z -p r	
ADD A,A	86	1/4	-z -vc	DEC (IY+4)	DD 35d	3/23	-z -v	LD B,(IX+4)	DD 46 d	3/19	----	RLC (IX+4)	DD CB BE	4/23	-z -p r	
ADD HL,BC	ED 4A	2/15	-z -vc	DEC A	3D	1/4	-z -v	LD B,(IX+4)	DD 46 d	3/19	----	RLC (IY+4)	DD CB BE	4/23	-z -p r	
ADD HL,DE	ED 5A	2/15	-z -vc	DEC B	5	1/4	-z -v	LD B,(A)	47	1/4	----	RLC A	CB	17	2/8	-z -p r
ADD HL,HL	ED 6A	2/15	-z -vc	DEC BC	0B	1/16	---BUG	LD B,B	40	1/4	----	RLC B	CB	10	2/8	-z -p r
ADD HL,SP	ED 7A	2/15	-z -vc	DEC C	0D	1/4	-z -v	LD B,C	41	1/4	----	RLC C	CB	11	2/8	-z -p r
ADD IX,BC	DD 09	2/8	-z -vc	DEC D	15	1/4	-z -v	LD B,D	42	1/4	----	RLC D	CB	12	2/8	-z -p r
ADD IX,DE	DD 19	2/15	-z -vc	DEC DE	1B	1/6	---BUG	LD B,E	43	1/4	----	RLC E	CB	13	2/8	-z -p r
ADD IX,HL	DD 29	2/15	-z -vc	DEC E	1D	1/4	-z -v	LD B,IXH	DD 44	2/8	----	RLC H	CB	24	2/8	-z -p r
ADD IX,IY	FD 29	2/15	-z -vc	DEC H	25	1/4	-z -v	LD B,IXH	DD 44	2/8	----	RLC L	CB	25	2/8	-z -p r
ADD IY,BC	FD 09	2/15	-z -vc	DEC IX	DD 25	2/8	-z -v	LD B,A	45	1/4	----	RLC A	CB	17	2/8	-z -p r
ADD IY,DE	FD 19	2/15	-z -vc	DEC IYH	FD 25	2/8	-z -v	LD B,IXL	DD 45	2/8	----	RLD	ED 6F	2/18	-z -p	
ADD IY,HL	FD 29	2/15	-z -vc	DEC HL	2B	1/6	---BUG	LD B,IYL	FD 45	2/8	----	RR (HL)	CB 1E	2/15	-z -p r	
ADD IY,SP	FD 39	2/15	-z -vc	DEC IX	DD 2B	2/10 12	----	LD B,n	06 n	2/7 8	----	RR (IX+4)	DD CB 1E	4/23	-z -p r	
ADD SP,n	ED 8 n	1/16	n z -v	DEC IY	FD 2B	2/10 12	----	LD BC,(addr)	ED 4B dr ad	4/20	----	RR (IY+4)	DD CB 1E	4/23	-z -p r	
AND (HL)	A6	1/7	-z -p c	DEC L	2D	1/4	-z -v	LD BC,(hilo)	01 to hi	3/10 12	----	RR A	CB	1F	2/8	-z -p r
AND (IX+4)	DD A6 d	3/19	-z -p c	DEC XL	DD 2D	2/8	-z -v	LD C,(HL)	4E	1/7	----	RR B	CB	18	2/8	-z -p r
AND (IY+4)	FD A6 d	3/19	-z -p c	DEC IYL	FD 2D	2/8	-z -v	LD C,(IX+4)	DD 4E d	3/19	----	RR C	CB	19	2/8	-z -p r
AND A	A7	1/4	-z -p c	DEC SP	3B	1/6	----	LD C,(IY+4)	DD 4E d	3/19	----	RR D	CB	1A	2/8	-z -p r
AND B	A0	1/4	-z -p c	DJNZ	F3	1/4	----	LD C,A	4F	1/4	----	RR E	CB	1B	2/8	-z -p r
AND C	A1	1/4	-z -p c	DI	10 d	2/11 38	----	LD C,B	48	1/4	----	RR H	CB	1C	2/8	-z -p r
AND D	A2	1/4	-z -p c	EI	FB	1/4	----	LD C,C	49	1/1	----	RR L	CB	1D	2/8	-z -p r
AND E	A3	1/4	-z -p c	EX (SP),HL	E3	1/19	----	LD C,D	4A	1/1	----	RRR	1F	1/4	-r	
AND H	A4	1/4	-z -p c	EX (SP),IX	DD E3	2/23	----	LD C,E	4B	1/4	----	RRC (HL)	CB 0E	2/15	-z -p r	
AND IXH	DD A4	2/8	-z -p c	EX (SP),IYL	FD E3	2/23	----	LD C,F	4C	1/4	----	RRC (IX+4)	DD CB 0E	4/23	-z -p r	
AND IYL	FD A4	2/8	-z -p c	EX (SP),AF	E3	1/4	s' z' p' c'	LD C,G	4D	1/4	----	RRC (IY+4)	DD CB 0E	4/23	-z -p r	
AND XL	DD A5	2/8	-z -p c	EXX	D9	1/4	----	LD C,IYH	FD 4C	2/8	----	RRC A	CB	0F	2/8	-z -p r
AND YL	FD A5	2/8	-z -p c	HALT	76	1/min 4	---BUG	LD C,IYL	FD 4C	2/8	----	RRC B	CB	10	2/8	-z -p r
AND n	IM 0	2/7	-z -p c	IM 1	ED 46	2/8	----	LD C,IXL	DD 4D	2/8	----	RRC C	CB	11	2/8	-z -p r
AND (HL)	CB 46	2/12	7 -p c	IM 2	ED 56	2/8	----	LD C,IYL	FD 4D	2/8	----	RRC D	CB	12	2/8	-z -p r
AND (IX+4)	DD 46 d	3/19	7 -p c	IM 2	ED 56	2/8	----	LD C,n	0E n	2/7 8	----	RRC E	CB	13	2/8	-z -p r
AND (IY+4)	FD 46 d	3/19	7 -p c	IN A,(C)	ED 78	2/12 16	-z -p	LD C,(HL)	4E	1/7	----	RRC H	CB	24	2/8	-z -p r
AND B	CB 40	2/8	7 -p c	IN B,(n)	DB	1/4	-z -p	LD C,(IX+4)	DD 56 d	3/19	----	RRC L	CB	25	2/8	-z -p r
AND C	CB 41	2/8	7 -p c	IN B,(C)	ED 40	2/12 16	-z -p	LD C,(IY+4)	DD 56 d	3/19	----	RRC A	CB	17	2/8	-z -p r
AND D	CB 42	2/8	7 -p c	IN D,(C)	ED 58	2/12 16	-z -p	LD D,A	57	1/4	----	RRC B	CB	18	2/8	-z -p r
AND E	CB 43	2/8	7 -p c	IN E,(C)	ED 58	2/12 16	-z -p	LD D,B	50	1/4	----	RRC C	CB	19	2/8	-z -p r
AND H	CB 44	2/8	7 -p c	IN H,(C)	ED 60	2/12 16	-z -p	LD D,C	51	1/4	----	RRC D	CB	20	2/8	-z -p r
AND L	CB 45	2/8	7 -p c	IN L,(C)	ED 68	2/12 16	-z -p	LD D,D	52	1/4	----	RRC E	CB	21	2/8	-z -p r
AND HL	ED 4A	2/15	-z -vc	IN A,(C)	ED 78	2/12 16	-z -p	LD D,E	53	1/4	----	RRC H	CB	24	2/8	-z -p r
AND HL,BC	ED 5A	2/15	-z -vc	IN B,(n)	DB	1/4	-z -p	LD D,H	54	1/4	----	RRC L	CB	25	2/8	-z -p r
AND HL,DE	ED 6A	2/15	-z -vc	IN B,(C)	ED 40	2/12 16	-z -p	LD D,IYH	FD 54	2/8	----	RRC A	CB	17	2/8	-z -p r
AND HL,HL	ED 7A	2/15	-z -vc	IN D,(C)	ED 58	2/12 16	-z -p	LD D,IYL	FD 54	2/8	----	RRC B	CB	18	2/8	-z -p r
AND HL,SP	ED 8A	2/15	-z -vc	IN E,(C)	ED 58	2/12 16	-z -p	LD D,n	55 n	2/7 8	----	RRC C	CB	19	2/8	-z -p r
AND IX,BC	DD 09	2/8	-z -vc	IN H,(C)	ED 60	2/12 16	-z -p	LD D,IXL	DD 55	2/8	----	RRC D	CB	20	2/8	-z -p r
AND IX,DE	DD 19	2/15	-z -vc	IN C	3C	1/4	-z -v	LD D,IXL	DD 55	2/8	----	RRC E	CB	21	2/8	-z -p r
AND IX,HL	DD 29	2/15	-z -vc	IN C,B	4	1/4	-z -v	LD D,IYL	FD 55	2/8	----	RRC H	CB	24	2/8	-z -p r
AND IX,IY	FD 29	2/15	-z -vc	IN C,C	0C	1/4	-z -v	LD D,n	56 n	2						